Abstract-There are many advantages of the cascaded multilevel inverter such as low voltage stress for each switching device and higher power quality. The main drawback for this type of inverter is the high number of switching device it needs in an installation. In order to reduce total harmonics distortion (THD) of the output voltage waveform, the number of output voltage level need to be increased, hence the higher number of switching devices. This subsequently increases the installation cost, inverter circuit size and power losses -in the form of heat and voltage losses in the inverter circuit. In this paper a new cascaded multilevel inverter topology is proposed with a minimum number of switching devices and driver circuits needed. The proposed new topology also needs to turn on only three switching devices at any operation time for any output voltage level configurations. The new cascaded multilevel inverter topology validity is verified by the simulation and experimental results of a prototype single phase 41-level inverter. The prototype inverter can also be designed to supply a load with a specific power factor requirement.
I. INTRODUCTION
Inverter is one of the most widely used power electronics device in the world today. The application of inverters can be found in three main categories; power supply, motor drives and active filters [1] . Among the many types of inverters, the multilevel inverter is fast emerging as a popular choice in many industrial applications, from oil and gas, power plant to power quality devices [2] - [3] .
The staircase output waveform produced by multilevel inverter helps to reduce lower level harmonics while increasing power quality. Compared with two-level inverter that uses high frequency switching as in the case of PWM technique -the staircase waveform quality means that the output voltage is generated with very low distortion, reduced dv/dt stress and also electromagnetic compatibility (EMC); smaller common mode (CM) voltage therefore reduce the stress on the bearings of a motor connected to a multilevel inverter; and low distortion in input current drawn by the multilevel inverter [4] - [9] . Other advantages are the number of possible output voltage levels is more than twice the number of dc sources [4] and the higher number dc sources or cells are used, the blocking voltage (OFF voltage) requirement of each power switches become smallerallowing a lower voltage rating power switches used.
The main disadvantage of the multilevel inverter is the high number of power switching devices needed in each design [4] - [5] , [9] - [10] . This will increase the size of the overall inverter circuit and may increase the space occupied by the inverter in the system. Subsequently, it also increases the power losses in the conducting switches (usually in the form of heat) and also reduces the voltage available at the output terminal due to accumulation of voltage drops across each of the conducting switches. So, in this paper the aim is to reduce the number of switches and also the number of conducting switches during inverter operations in order to minimize the heat losses and output voltage drop, as this will increase the overall efficiency of the inverter.
II. CASCADED H-BRIDGE AND OTHER IMPROVED TOPOLOGIES
The cascaded H-bridge multilevel inverter consists of several DC sources or cells each connected to a single-phase full-bridge or H-bridge inverter [3] - [6] as shown in Figure 1 . Each full-bridge can generate three levels of voltage output, +V dc , 0 and -V dc respectively. For example, observe the top H-bridge in the Figure 1 . With S 1,1 and S 1,3 are turned on, the H-bridge output is +V 1 ; if either combination of S 1,1 and S 1,2 or S 1,3 and S 1,4 are turned on, the H-bridge output will be 0V; and if S 1,2 and S 1,4 are turned on, the H-bridge output will be -V 1 . When combined together, using sequential switching of the switches according to a right timing, the cells are connected one by one in series with one another. The output voltage, V L will be in a form of a stepped sine wave with the number of voltage levels is mathematically related to the number of cells used in the cascaded H-bridge multilevel inverter (and also true for other topologies). The number of the output voltage levels, m is defined by
where n is the number of voltage sources or cells used in the cascaded H-bridge multilevel inverter. There are various cascaded multilevel inverter designs with reduced number of switches. As an example, Babaei and Hosseini [10] proposed a cascaded multilevel inverter topology that is effectively reduces almost half the number of switches used compared with the conventional cascaded Hbridge multilevel inverter topology (see Figure 2 ). For an 11-level inverter with 5 dc cells, the proposed topology uses 14 switches, with 7 switches needed to be turned on at any time of operation. For a 21-level inverter with 10 dc cells, the proposed topology includes 24 switches, with 12 switches needed to be turned on at any time of operation. While for 41-level inverter with 20 dc cells, the proposed topology needs 44 switches in the design, with 22 switches turned on at any time of operations. Figure 2 . Inverter topology by E. Babei and S.H. Hosseini [10] Another topology by Ahmed et al [11] shows that for an 11-level inverter with 5 dc cells, 12 switches are used in the design, with the number of switches needed to be turned on varies from 3 to 6 switches during the inverter operations. For a 21-level inverter with 10 dc cells, 22 switches is used in the proposed design, with the number of switches varies from 3 to 11 switches needed to be turned on during the inverter operation.
Other topologies [12] - [14] also successfully show reduction of the number of switches used compared to conventional cascaded H-bridge multilevel inverter, but in terms of the number of conducting switches during operation, as shown by Ahmed et al [11] , it varies according to the output voltage level produced at certain times of the inverter operation. Figure 3 shows the proposed new cascaded multilevel inverter topology. The new cascaded multilevel inverter topology exhibits similar characteristics with the cascaded Hbridge multilevel inverter topology -it has modular structure and can be easily implemented through a series of identical units [15] .
III. THE NEW CASCADED MULTILEVEL INVERTER TOPOLOGY
For an 11-level inverter with 5 dc cells, a total of 10 switches used to construct the inverter, with only 3 switches turned on at any time of operation. If the new topology used to build a 21-level inverter with 10 dc cells, 15 switches are used in the design with only 3 switches turned on at any time of inverter operation. To build a 41-level inverter with 20 dc cells using the proposed topology, only 25 switches needed, again with only 3 switches turned on at any time of inverter operation. Compared with other topologies discussed before, the new topology has fewer switches used, and also regardless of the size of the inverter, the number of conducting switches is constantly maintained with only 3 switches turned on at any time of operation.
The new cascaded multilevel inverter topology is compared with the cascaded H-bridge inverter topology and the cascaded multilevel inverter topology proposed by Babaei and Hosseini [10] . The cascaded H-bridge multilevel inverter is chosen because it is the most basic and most commonly discussed multilevel inverter topology and can be found in various technical papers [15] - [26] ; while the topology proposed by Babaei and Hosseini [10] shares similar characteristics with the cascaded H-bridge multilevel inverter and the proposed new cascaded multilevel inverter topologyit has modular structure and can be easily implemented through a series of identical units [15] . For the cascaded multilevel inverter proposed by Babaei and Hosseini [10] (see Figure 2) , using n cells, the inverter can produce 2n+1 output voltage levels, m. The number of switches needed in the inverter construction is 2n+4, with n+2 switches turned on at any time of inverter operation.
The new cascaded multilevel inverter (see Figure 3) with n cells also produces 2n+1 output voltage levels, m. However, the number of switches needed is only n+5, with only 3 conducting switches at any time of inverter operation. Table I shows the comparison between the three topologies in term of number of switches; while Table II shows the comparison between the three topologies in term of number of conducting switches during operation respectively. 
IV. A 41-LEVEL INVERTER REALIZATION OF THE NEW CASCADED MULTILEVEL INVERTER TOPOLOGY
A 41-level inverter realization based on the proposed cascaded multilevel inverter topology is constructed ( Figure  4 ). The preferred switching device for the inverter is power MOSFET as it has very fast switching time, simple gate circuit, virtually no gate current and negligible gate circuit loss [27] . Power MOSFET also can be paralleled easily [28] as the proposed topology requires the switches to be paralleled. For MOSFETs M 0 to M 20 , a diode is connected to each MOSFETs, with the anode of each diode is connected to the source of each respective power MOSFET while the cathode of each diode is connected to the drain of MOSFETs M H1 and M H3 in the H-bridge.
The introduction of diodes D 0 to D 20 in the circuit is to disable the internal body diode [29] of MOSFETs M 0 to M 20 . This is because, when a higher level MOSFET is turned on, the internal body diode of lower level MOSFETs will be forward biased and subsequently short-circuit the cells involved. As an example, if M 1 is turned on, the internal body diode of M 0 will be forward biased and cell V 1 will be shorted. If M 2 is turned on, the internal body diode of M 1 and M 0 will be turned on, thus in the process causing cells V 1 and V 2 shorted -and so on. It is important that the diode used to disable the internal body diode of the MOSFETs has a faster recovery time than the internal body diode itself. If the inverter in Figure 4 is connected to a RL load, the result is high voltage spikes will be produced at the base of the stepped sine wave. This is because the reverse load current, i L is blocked by the diode used to disable the internal body diode of the turned on MOSFET, abruptly decreasing the current flowing in the inductive component of the load, and subsequently the inductive components of the load will produce a high voltage spike due to collapsing magnetic field in a very short time. To overcome this condition, reverse current switches are connected in parallel with some of the diodes at the lower level switches in the inverter (see Figure  5 ). The reverse current switches will provide the path for the load current, i L to get around the diodes. The reverse current switches need to be turned on at the exact time with the respective MOSFETs connected in series with the reverse current switches.
V. SIMULATION AND EXPERIMENTAL RESULTS
To verify the validity of the proposed inverter topology, a 41-level cascaded inverter based on the proposed cascaded multilevel inverter topology is tested with Matlab simulation and experimentally.
A prototype of the 41-level cascaded inverter based on the proposed cascaded multilevel inverter topology as shown in Figure 5 is built. The prototype inverter is suitable to supply a load with a power factor from 1 down to 0.96. The switching device used as the output voltage level switches, reverse current switches and the H-bridge switches in the prototype inverter is n-channel MOSFET FQP22N30. The gate driver used to drive the MOSFETs is an optocoupler MOSFET driver, VO3150A, while the reverse voltage blocking diode is ultrafast diode UF5404. The switching control pulses are provided by Cyclone II FPGA EP2C20F484C7 with the main source of control pulse coming from a 50MHz oscillator circuit. The load is a series RL load of 470 and 68mH respectively. The inverter circuit is powered by 20 cascaded dc cells with the voltage output of 8V each. The prototype inverter produces a sinusoidal voltage output with 160V peak voltage and 50Hz fundamental frequency. The output voltage is then connected to a series RL load. Figure 6 shows the simulation result and measured waveform of the prototype 41-level inverter output voltage, V L and load current, i L . The simulation result in Figure 6(a) shows that the inverter output voltage waveform closely resembles a clean sine wave, with THD of 2.002% while the load current THD reading is 0.484%. As shown in Figure  6 (b), the output voltage and output current waveform of the prototype inverter also resembles a sine wave, and when compared to the simulation results, both the simulated and hardware prototype output waveforms in Figure 6 (a) and Figure 6 (b) respectively almost identical. The THD for the experimental output voltage is 2.233% while the THD for the output current of the prototype inverter is 1.183%. 
VI. CONCLUSIONS
A novel cascaded multilevel inverter topology has been proposed. The proposed inverter topology has the least number of switches compared to other topologies. The proposed inverter topology also needs only three conducting switches at any time of operation for any inverter configuration -whether it is 11-level, 21-level, 41-level or higher level configurations -compared to other cascaded multilevel inverter topologies that need more conducting switches for operation. These will allow a higher level, low THD cascaded multilevel inverter to be built using a small number of components; therefore overcome the need for high number of switching devices in a cascaded multilevel inverter design -consequently reduce the installation cost and inverter size. With only three switches turned on during any time of operation, the proposed inverter topology has smaller power losses, lower heat generation in switching circuit and the accumulated voltage drops across conducting switchescaused by the number of switches the output current needs to go through in order to reach the load from the cells -also reduced. The proposed cascaded multilevel inverter topology operation and performance is verified by the simulation and experimental results of a prototype 41-level cascaded multilevel inverter.
